

# Integration path for an all-silicon MEMS based thermoelectric micro and nanogenerator

<sup>1</sup> Luis Fonseca, Carlos Calaza\*, Marc Salleras, Inci Donmez

<sup>2</sup> Albert Tarancón, Alex Morata, Jose-Domingo Santos, Gerard Gadea

<sup>1</sup> IMB-CNM (CSIC), Campus UAB, 08193 Bellaterra, Spain.

<sup>2</sup> IREC, Jardí de les Dones de Negre 1, 08930 Sant Adrià de Besòs, Spain.






# Outline

- Introduction
- Thermoelectric microgenerator conception
- Silicon microplatform fabrication
- Nanostructured active material integration
- Interface with the environment
- Conclusions and further work




## Energy autonomy



Get the energy, or replenish the battery, from the environment


## Introduction

## All-silicon implementation



## Enabling aspects of Silicon technology

- Abundant material
- Mature fabrication technology
- Cost effectiveness and economy of scale
- Miniaturized systems and dense architectures



Snyder and Toberer Nature Mater. 7, 105 (2008)

$$ZT = (S^2 \sigma / \kappa) T$$

Good thermoelectric material  $\rightarrow ZT > 1$


SINGLE SILICON NANOWIRES with  $ZT \approx 1 \rightarrow$  (2008)




NMP3-SL-2013-604169



# Introduction



Bulk silicon  
( $ZT \approx 0.01$ )





# Thermoelectric microgenerator conception


- Large number of Si NWs
- Electrically connected with low R

<110> SOI starting wafer




Growth of horizontal Si NWs arrays  
clamping pre-defined Si structures

<111> Vertical trenches



*Top-down  
Si micromachining*




Trench depth: 15 µm  
Si NWs length: 10 µm  
Si NWs diameter: 50-100 nm


**MONOLITHIC**



Galvanic displacement



VLS growth



*Bottom-up  
Si NW growth*

**PLANAR**



NMP3-SL-2013-604169







# Thermoelectric microgenerator conception


## Unique features:

- **Uni-leg** architecture
- Material → **(all) silicon**
- “3D” SiNWs arrangement ( $10^6$ )
- **Planar architecture**
- Scalability → series and/or parallel connections





# Silicon microplatform fabrication



<110> SOI wafer *p*-doped:  
15 µm Si device layer  
1 µm BOX layer



Si



SiO<sub>2</sub>



LPCVD Si<sub>3</sub>N<sub>4</sub>



Metal



Passivation



Al



Si NWs



European Regional Development Fund





SEVENTH FRAMEWORK  
PROGRAMME

NMP3-SL-2013-604169



# Silicon microplatform fabrication



$\text{Si}_3\text{N}_4$  deposition: Membrane support for metal lines  
& electrical isolation of test structures



Si



$\text{SiO}_2$



LPCVD  $\text{Si}_3\text{N}_4$



Metal



Passivation



Al





Si NWs



NMP3-SL-2013-604169



# Silicon microplatform fabrication



Patterning of the Nitride layer to open contact regions  
Local shallow B implantation for contact formation



Si



SiO<sub>2</sub>



LPCVD Si<sub>3</sub>N<sub>4</sub>



Metal



Passivation



Al




Si NWs

NMP3-SL-2013-604169



# Silicon microplatform fabrication



Metal deposition (W) + lift-off.  
Thermal treatment to improve Si/W contacts.



Si



SiO<sub>2</sub>



LPCVD Si<sub>3</sub>N<sub>4</sub>



Metal



Passivation



Al




Si NWs

NMP3-SL-2013-604169



# Silicon microplatform fabrication



Passivation layer deposition:  
Avoids metal exposure during NW growth  
Partially etched in contact pads



Si



$\text{SiO}_2$



LPCVD  $\text{Si}_3\text{N}_4$



Metal



Passivation




Al



Si NWs



NMP3-SL-2013-604169

# Silicon microplatform fabrication





DRIE of Passivation, Si<sub>3</sub>N<sub>4</sub> and Si device layer:  
Main device structure, to be completed with Si NWs

# Silicon microplatform fabrication







# Silicon microplatform fabrication



Al layer removal + Wafer cut  
 KOH membrane release + BOX removal  
 NWs growth

# Silicon microplatform fabrication




- Si NWs lenght: 10 µm
- Si NWs diameter: 50-100 nm



Si    SiO<sub>2</sub>    LPCVD Si<sub>3</sub>N<sub>4</sub>    Metal    Passivation    Al    Si NWs

# Silicon microplatform fabrication

- Membrane is released with short KOH etch preserving <111> structures.
- Reduces internal resistance and allows arbitrarily long membranes.





NMP3-SL-2013-604169



# Silicon microplatform fabrication

- Local B implantation ( $5E15$  at/cm $^2$  and 50 keV) using nitride layer as a mask and thermal treatment (RTA @  $>600^\circ\text{C}$  in vacuum) provide ohmic contacts.






# Nanostructured active material integration

## Horizontal growth of Si nanowires

### – Galvanic displacement

- Selective deposition of Au nanoparticles only on Si surfaces.
- Control of nanoparticle size and density.

### – VLS growth method (quasi-epitaxial)



SiH<sub>4</sub>  
Under 700°C  
(Ø 80-100 nm)

- ❖ Mechanically robust
- ❖ Electrically continuous

## Dense & homogeneous multiple linked arrays of Si NWs



NMP3-SL-2013-604169



European Regional Development Fund




SEVENTH FRAMEWORK  
PROGRAMME






# Nanostructured active material integration

## Test mode




## Harvesting mode







# Interface with the environment



NMP3-SL-2013-604169



# Interface with the environment





## Conclusions and further work

- A route to fabricate all-Si thermoelectric microgenerators using arrays of Si NWs as active material has been settled.
- Microplatforms with optimized thermal isolation (low-k supports), Si NWs arrays of arbitrary length (Si spacers) and improved Si/W contact resistance have been produced.
- The integration of Si NWs in such structures and the operation as thermoelectric generators has been demonstrated.
- Progress needed to integrate a dissipator with these platforms in order to favor the heat flow through the active material and increase the  $\Delta t$  across the NWs.
- Design of new optimized architectures (power per unit area).

*This work was supported by FP7-NMP-2013-SMALL-7, SiENERGY (Silicon Friendly Materials and Device Solutions for Microenergy Applications), Contract n. 604169*

***Thanks for your attention!***



[sinergy-project.eu](http://sinergy-project.eu)  
Contact: [luis.fonseca@imb-cnm.csic.es](mailto:luis.fonseca@imb-cnm.csic.es)