Dario Narducci, University of Milano Bicocca, Italy



Top-down and bottom-up approaches for SiNWs based micro-TEGs



Outline

- Why «all silicon» TEGs
- Demo applications
- Redundancy
- Thermoelectric generators:
 - bottom-up
 - top-down





- Why microenergy solutions: Replace primary batteries (cost, environmental, deployment flexibility issues) by harvesters + secondary batteries
- Why Silicon materials and architectures: tap into the micronanoelectronics field which is an enabling technology, dealing with miniaturised and high density features (3D) implementations, offering economy of scale (serve mass markets) and the possibility of integration and addition of control and smartness
- Why such applications: complementary microenergy testbeds from the perspective of silicon benefits ('smaller is better', 'cheaper is better') and availability of energy harvesting sources





Industrial fryers are gas-powered, unplugged industrial appliances.

EC regulations require oil quality to be monitored. A log of oil temperature vs. time would fulfil this obligation.

Thermal harvester will supply the power needed to monitor oil temp and to transmit data through a wireless connection to a remote data logging system without the burden of wiring the fryer to the electric net.







Application scenario: Industrial Fryers

Hot and cold spots needed to thermal harvesters were located at chimney walls.









CSIC (Barcelona) and IREC (Barcelona)

THE BOTTOM UP STRATEGY





- Deposition of gold nanoparticles on device trenches by Galvanic Displacement
- Growth of silicon nanowires on CVD by VLS synthesis
- Removal of membrane and passivation oxide with HF
- Drying of the device with nanowires by Critical Point Drying/Freeze Drying



Dávila et al, J. Elect. Mat., Vol. 40, No. 5, 2011



Microemulsion Galvanic Displacement

1 – Microemulsions are prepared.



Gao et al, J. Am. Chem. Soc. 127, 4574 (2005)



- 1 Several microemulsions with different R values are prepared.
- 2 Devices are dipped in HF in order to remove native oxide from trenches
- 3 Devices are **dipped in microemulsions** during a controlled dipping time. Gold NPs are formed
- 4 Devices are **annealed** to remove the remaining surfactant



INERGY μTEG basic characterization – IV curve



Effect of low doping level of SiNW - Non-optimized device



15

Parameter	Value
S _{sinw}	1.46e-3 V/K
ρ _{sinw}	13.5 Ωcm
k _{sinw}	50 W/mK
L _{siNW}	10 - 90 μm
r_{AMBIENT}	76.4 K/W
R _{PATH}	50 Ω
ΔT_{TE}	100 K

Effect of SiNW doping level - Optimized device



90 10 P_{MAX} (μW) 80 $\Delta T_{\pi E} \left(K \right)$ 70 5 60 Doping level a_{sinw}/A_{ACTIVE}= 1% - -**O**- - 1e+15 cm⁻³ 50 -30 50 70 90 10 SiNW length (µm)



100





Effect of SiNW length - Optimized device

ining the device I-V curve Doping level effect on device performance SiNW density effect on device performance







• Multiple configurations, for pure harvesting or test purposes, with built-in heaters for characterization with controlled gradients.



• Series and parallel connections of multiple devices.

- different length of membranes.
- different numbers of trenches (1 to 4) to be filled by Si NWs.
- bridges in place of membranes.
- no temporary Si bulk supports.
- prefixed percentages of bulk Si.













IMM-CNR (Bologna) and Univ. of Milano Bicocca

THE TOP-DOWN APPROACH





pean Union SEVENTH FRAMEWORK







Lateral TEG - process flow (3)

25. Wafer with NWs

26. SiO_2/Si_3N_4 RIE

27. Wafer bonding

28. Si DRIE



29. SiO₂ etching







31. Wafer bonding

32. Glass dicing











Lateral TEG – Spacers for high-density NWs







Lateral TEG – SiO₂/Si₃N₄ templates for NWs





NERGY Lateral TEG – Seebeck measurements on NWs







INERGY Lateral TEG – Yield test on TEG prototypes







Vertical TEG – Process flow

1. Si substrate

4. Thick SiO₂ deposition

7. Si_3N_4 etchback



10. Si_3N_4 etchback



- 2. P-type doping
 - 5. SiO₂ RIE



8. SiO_2 deposition



11. SiO_2 deposition



3. N-type doping



6. Si₃N₄ deposition



9. Si_3N_4 deposition



12. Si_3N_4 deposition













Summary

- Lateral NW arrays with linear density of 1.0×10⁴/mm have been obtained.
- On the high-density lateral NWs, electrical resistivity values around 2.0 m Ω cm with n-type doping and 4.0 m Ω cm with p-type doping have been achieved.
- The measured Seebeck coefficient was around 150 $\mu\text{V/K}$ for both doping types.
- An overall functionality above 80% has been obtained on lateral TEG prototypes in yield tests.
- The fabrication of vertical TEGs is ongoing. Early results on the fabrication of high-density templates for vertical NWS have been obtained.





Conclusions

- Both top-down and bottom-up approaches to TEGs could achieve their target as of nominally available power density.
- Next targets of WP2 will be
 - assembling and wiring the chips
 - packaging
 - testing (benchtop, simulated, and actual scenario)



The Thermoelectric Team

<u>CSIC</u>: Luis Fonseca (Project leader), Carlos Calaza, Marc Salleras, Jaume Esteve, Inci Dönmez <u>IMM-CNR</u>: Alberto Roncaglia, Fulvio Mancarella <u>IREC</u>: Albert Tarancon, Alex Morata, G. Gadea, J.D. Santos

<u>Univ. of Milano Bicocca</u>: Dario Narducci, Laura Zulian, Bruno Lorenzi



sinergy-project.eu Contact: luis.fonseca@imb-cnm.csic.es

This work was supported by FP7-NMP-2013-SMALL-7, SiNERGY (Silicon Friendly Materials and Device Solutions for Microenergy Applications), Contract n. 604169



sinergy-project.eu Contact: luis.fonseca@imb-cnm.csic.es